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A multichannel high-resolution single-slope analogue-to-digital con-
verter (SS ADC) is presented that automatically compensates for
process, voltage and temperature variations, as well as for radiation
effects, in order to be used in extreme environmental conditions. The
design combines an efﬁcient implementation by using a feedback
loop that ensures an inherently monotonic and very accurate ramp
generation, with high levels of conﬁgurability in terms of resolution
and conversion rate, as well as input voltage range. The SS ADC was
designed in a standard 0.35 µm CMOS technology. Experimental
measurements of the performance and stability against radiation and
temperature are presented to verify the proposed approach.
Introduction: Single-slope analogue-to-digital converters (SS ADCs)
are widely used in many multichannel data acquisition applications by
implementing parallel readout architectures. The ramp generator is a
key element in this conversion scheme, given the direct relationship
between its performance and the ADC transfer characteristic. When
medium to high resolutions are the aim, process, voltage and tempera-
ture (PVT) and ageing variations can limit the accuracy of the SS
ADC. Moreover, in space environments, circuits are required to
operate in an extended temperature range and also to deal with the
total ionising dose (TID) radiation effects that degrade the DC and
AC performance characteristics with a gradual change with time [1].
All of these effects can produce variations in the slope of the ramp,
which critically affects the performance of the overall SS ADC. This
is illustrated in Fig. 1.
PVT variations
TID effects
aging
V
t
code errors
DDnD1
Vin ideal curve
real curve
Fig. 1 Output code errors due to variations in slope of ramp
Several approaches, mostly based on calibration techniques, are
reported in the literature [2–4] in order to improve the stability of the
SS ADC. This Letter proposes a simpler alternative based on an adaptive
feedback loop that provides an inherently monotonic ramp generation
with high levels of stability as well as high levels of scalability in
terms of resolution and input voltage range. A four-channel SS ADC
following this approach has been designed in a 0.35 µm CMOS techno-
logy, in order to be applied for space applications, more speciﬁcally for
payload sensors’ temperature measurements for missions to Mars.
Proposed architecture: The circuit description of the proposed SS ADC
is shown in Fig. 2. The resolution is conﬁgurable between 10 and 15 bit.
The input voltage range is also conﬁgurable by independently setting
both the initial and ﬁnal reference voltages of the ramp excursion with
values between 0 and 2.8 V with increments of 200 mV. The architec-
ture consists of a ramp generator shared by four self-biased comparators,
a ﬁnite state machine (FSM) that controls the operation of the ADC and
a reference voltage generator to set the input voltage range. An integ-
rator driven by an NMOS transistor acting as a voltage-controlled
current source implements the ramp generator. The generation of the
ramp is controlled by a feedback loop composed of a capacitor (Cf)
and two pairs of switches. The feedback loop modiﬁes the end value
of the ramp, towards the reference voltage (Vref_last), by regulating
the input voltage of the current source, in turn modiﬁed according to
the difference (Vε) between the actual ﬁnal value of the ramp and
Vref_last. Thus, after starting up the ADC, several cycles of adaption
are needed until the ramp is fully adapted and reaches the reference
end value. This is illustrated in Fig. 3.
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Fig. 2 Circuit description of proposed SS ADC
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Fig. 3 Time diagram of operation of ramp generator with feedback loop until
ramp is adapted
The generation of the ramp is divided into two phases. During the ﬁrst
phase, ϕ1, the feedback network determines the error voltage (Vε), used
to adapt the value of the gate voltage of the current source (Vg) for the
next phase, the capacitance of the integrator (CR) is reset, the compar-
ators are in the reset phase and the output of the ramp generator is
driven to an intermediate reference (Vcm). During the second phase,
ϕ2, the comparators are in the active phase and the integrator generates
the ramp signal starting from Vref_init with a driving current value that
depends on the voltage Vg used in the previous phase. An opamp in a
follower conﬁguration (OA2) is used to prevent the discharge of capa-
citor Cg during this phase. After several cycles of adaption, the error
voltage Vε is ideally zero and the range of the ramp signal is established
between Vref_init and Vref_last.
For each cycle, the increments of voltage in the ﬁnal value of the ramp
can be expressed as
dVramp end = gm · TrampCR ·
Cf
Cf + Cg · (Voff 2 − V1) (1)
where Voff 2 is the offset voltage of the opamp OA2. A constant transcon-
ductance gm is assumed for simplicity. When the ramp generator is fully
adapted, δVramp_end becomes zero, and using (1) shows that the error in
the ﬁnal value of the ramp voltage with respect to its goal value is
reduced to the offset voltage of the opamp OA2. This ﬁxed minor
error is generally acceptable, but offset correction schemes are possible
and may be implemented when required. The stability of the feedback
loop can be analysed in the Z domain. System poles are independent
of the speciﬁc output or input considered, allowing us to consider the
following transfer function [5]:
V1(z)
Voff 2
= a · z
z− (1− a) ; with a =
gm · Tramp
CR
· Cf
Cf + Cg (2)
Equation (2) shows that the feedback loop will be stable if |1− α| < 1.
This condition implies a design compromise between adaptation speed
and loop stability, as usual. Weak inversion is a good choice for the
operation of the current-source transistor, given the proportionality
between transconductance and current in that region, which yields the
condition independent of Tramp and therefore invariant with the pro-
grammed resolution of the ADC. Temperature and ramp excursion do
have an effect on the stability condition and must be considered in the
design process. A close to optimal design of the ramp generator, with
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a sufﬁcient margin of stability while ensuring a short
adaptation-time of few cycles, has been obtained with a capacitors
ratio of Cg ≃ CR ≃ 150× Cf ≃ 20 pF. The current-source transistor
operates in moderate inversion, close to weak inversion (W = 11 µm,
L = 20 µm). The adaptive nature of this ramp generation provides high
levels of stability, limited only by the reference voltages that deﬁne
the ramp excursions, as usual in most conversion circuits. A low
drop-out internal voltage regulator, driven by a bandgap circuit, is
used to generate the internal supply voltage (3 V) and the ramp reference
voltages, making them independent of the external power supply (3.3–
5.5 V).
The resolution of the ADC is determined by the time duration of
phase ϕ2(Tramp). This signal is easily generated in the FSM including
a digital counter. This provides a good level of scalability with res-
olution, as the only hardware that must be scaled is the digital
counter. The internal clock frequency, generated by a simple relaxation
oscillator, is also conﬁgurable between 25 and 100 MHz.
Experimental results: A four-channel SS ADC following this approach
has been designed and fabricated in a 0.35 µm CMOS technology. As
the ASIC has been designed for on-board space applications using a
standard CMOS technology, previous technology characterisation was
required [6]. The area of the full ADC is 590 × 3400 µm2, and the
power consumption is 7.8 mW. Area and power consumption restric-
tions were not severe. Reliability is the ﬁrst goal, and therefore radiation
hardened by design techniques were used. These included the use of
ringed-source layouts for every NMOS transistor for TID effects
improvements. PMOS devices use a standard layout. Concerning
single event latchup, complete guard-rings have been used around
every transistor. All registers are redundant and one-hot encoding was
used to implement the FSM. Table 1 shows the experimental perform-
ance of the SS ADC at room temperature, for a clock frequency of
100 MHz, and for the maximum input voltage range (0–2.8 V).
Table 1: Experimental performance summary
Resolution 10 bit 11 bit 12 bit 13 bit 14 bit 15 bit
Conv. time (µs) 13 23 43 84 166 330
INL
+0.42 +0.20 +0.28 +0.99 +3.90 +14
−0.48 −0.33 −0.34 −0.92 −3.10 −9.6
DNL
+0.05 +0.13 +0.18 +0.27 +0.36 +0.49
−0.04 −0.08 −0.23 −0.24 −0.28 −0.40
Root-mean-square noise 0.01 0.5 0.5 0.5 0.88 1.82
Results in LSBs
Temperature tests have been performed in order to check the stability
of the slope of the transfer characteristic of the SS ADC. Fig. 4 shows
the percentage deviation of the slope against temperature with respect
to the nominal case at 25°C. The percentage deviation of the internal
bandgap voltage is also shown. As can be seen, the total deviation of
the transfer characteristic is < 0.8% and correlates with the variation
of the reference voltage of the bandgap, meaning that the adaptive
loop is working correctly.
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Fig. 4 Slope deviation of transfer characteristic with temperature
To check the robustness and stability against TID effects, irradiation
tests were performed using a Co-60 gamma-ray source in the facilities of
the Centro Nacional de Aceleradores (CNA-CSIC, Spain). The dose rate
was 215 rad/h, with a ﬁnal total dose of 100 krad. After irradiation tests,
there was no signiﬁcant change in the performance with respect to the
results in Table 1. Fig. 5 shows the slight deviation of the slope of the
transfer characteristic of the SS ADC against TID with respect to the
non-irradiated nominal case.
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Fig. 5 Slope deviation of transfer characteristic with TID
Conclusion: A four-channel SS ADC with a self-compensating scheme,
based on an adaptive feedback loop for the ramp generation, is proposed
for space environments as a simpler alternative to calibration techniques.
The performance of the loop is independent of the programmed res-
olution, which allows a better scaling with resolution, as the only hard-
ware that must be scaled is the digital counter. Besides the resolution,
the input voltage range is also conﬁgurable up to the widest range (0–
2.8 V). Experimental results show that the proposed SS ADC is
always monotonic with high levels of linearity and stability against
temperature and TID variations. The stability of the transfer character-
istic of the proposed SS ADC is limited only by variations in the
bandgap reference voltage that deﬁnes ramp excursions.
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